

Chapter 4

The Processor

Fall 2018

Soontae Kim School of Computing, KAIST

Announcement

Project #2

- Due on Nov. 9 (tomorrow)
- Studying pipelining with simulator



1-bit and 2-bit branch predictors

lter#	1-bit pred.	2-bit pred.	Outco	me	
Init	0	01	na		1-bit prod
1	1	10	Т	both mispredict	
2	1	11	Т	both correct	
3	1	11	Т	both correct	1. 1
9 10	1 0	11 10	T N	both correct both mispredict	2-bit pred. 00, 01: NT 10, 11: T
Inner	loop exec	uted again			
1	1	11	T 1-	-bit mispred, 2-bit correct	



2 1 11 T

Instruction-Level Parallelism (ILP)

- Pipelining: executing multiple instructions in parallel
- To increase ILP
 - Deeper pipeline
 - Less work per stage \Rightarrow shorter clock cycle
 - Multiple issue
 - Replicate pipeline stages \Rightarrow multiple pipelines
 - Start multiple instructions per clock cycle
 - CPI < 1, so use Instructions Per Cycle (IPC)</p>
 - E.g., 4GHz 4-way multiple-issue
 - 16 BIPS, peak CPI = 0.25, peak IPC = 4
 - But dependencies reduce this in practice



Multiple Issue

- Static multiple issue
 - Compiler groups instructions to be issued together
 - Packages them into "issue slots"
 - Compiler detects and avoids hazards
- Dynamic multiple issue
 - CPU examines instruction stream and chooses instructions to issue each cycle
 - Compiler can help by reordering instructions
 - CPU resolves hazards using advanced techniques at runtime



Speculation

- "Guess" what to do with an instruction
 - Start operation as soon as possible
 - Check whether guess was right
 - If so, complete the operation
 - If not, roll-back and do the right thing
- Common to static and dynamic multiple issue
- Example
 - Speculate on branch outcome
 - Roll back if path taken is different



Compiler/Hardware Speculation

- Compiler can reorder instructions
 - e.g., move load before branch
 - Can include "fix-up" instructions to recover from incorrect guess
- Hardware can look ahead for instructions to execute
 - Buffer results until it determines they are actually needed
 - Flush buffers on incorrect speculation



Static Multiple Issue

- Compiler groups instructions into "issue packets"
 - Group of instructions that can be issued on a single cycle
 - Determined by pipeline resources required
- Think of an issue packet as a very long instruction
 - Specifies multiple concurrent operations
 - \Rightarrow Very Long Instruction Word (VLIW)



Scheduling Static Multiple Issue

- Compiler must remove some/all hazards
 - Reorder instructions into issue packets
 - No dependencies within a packet
 - Possibly some dependencies between packets
 - Pad with nop if necessary



MIPS with Static Dual Issue

- Two-issue packets
 - One ALU/branch instruction
 - One load/store instruction
 - 64-bit aligned
 - ALU/branch, then load/store
 - Pad an unused instruction with nop

Address	Instruction type	Pipeline Stages						
n	ALU/branch	IF	ID	EX	MEM	WB		
n + 4	Load/store	IF	ID	EX	MEM	WB		
n + 8	ALU/branch		IF	ID	EX	MEM	WB	
n + 12	Load/store		IF	ID	EX	MEM	WB	
n + 16	ALU/branch			IF	ID	EX	MEM	WB
n + 20	Load/store			IF	ID	EX	MEM	WB



MIPS with Static Dual Issue





Chapter 4 — The Processor — 11

Hazards in the Dual-Issue MIPS

- More instructions executing in parallel
- EX data hazard
 - Forwarding avoided stalls with single-issue
 - Now can't use ALU result in load/store in same packet
 - add \$t0, \$s0, \$s1 load \$s2, 0(\$t0)
 - Split into two packets, effectively a stall
- Load-use hazard
 - Still one cycle use latency, but now two instructions
- More aggressive scheduling required



Scheduling Example

Schedule this for dual-issue MIPS

Loop:	٦w	\$tO,	0(\$s1)	#	<pre>\$t0=array element</pre>
	addu	\$t0,	\$t0, \$s2	#	add scalar in \$s2
	SW	\$t0,	0(\$s1)	#	store result
	addi	\$s1,	\$s1,-4	#	decrement pointer
	bne	\$s1,	\$zero, Loo	o #	branch \$s1!=0

	ALU/branch	Load/store	cycle
Loop:	nop	lw \$t0, 0(\$s1)	1
	addi <mark>\$s1</mark> , \$s1,-4	nop	2
	addu \$t0, \$t0, \$s2	nop	3
	bne <mark>\$s1</mark> , \$zero, Loop	sw \$t0, 4(\$s1)	4

IPC = 5/4 = 1.25 (c.f. peak IPC = 2)



Chapter 4 — The Processor — 13

Dynamic Multiple Issue

- "Superscalar" processors
 - CPU decides whether to issue 0, 1, 2, ... instructions each cycle
 - Avoiding structural and data hazards
- Avoids the need for compiler scheduling
 - Though it may still help
 - Code semantics ensured by the CPU



Dynamic Pipeline Scheduling

- Allow the CPU to execute instructions out of order to avoid stalls
 - But commit result to registers in order
- Example
 - lw \$t0, 20(\$s2)
 addu \$t1, \$t0, \$t2
 sub \$s4, \$s4, \$t3
 slti \$t5, \$s4, 20
 - Can start sub while addu is waiting for lw



Dynamically Scheduled CPU



Register Renaming

- Reservation stations and reorder buffer effectively provide register renaming
- On instruction issue to reservation station
 - If operand is available in register file or reorder buffer
 - Copied to reservation station
 - If operand is not yet available
 - It will be provided to the reservation station by a functional unit
 - Register names are renamed to reservation station number associated with the functional unit



Speculation

- Predict branch and continue issuing
 - Don't commit until branch outcome determined
- Load speculation
 - Avoid load and cache miss delay
 - Predict the effective address
 - Predict loaded value
 - Load before completing outstanding stores
 - Bypass stored values to load unit
 - Don't commit load until speculation cleared



Why Do Dynamic Scheduling?

- Why not just let the compiler schedule code?
- Not all stalls are predicable
 - e.g., cache misses
- Can't always schedule around branches
 - Branch outcome is dynamically determined
- Different implementations of an ISA have different latencies and hazards



Does Multiple Issue Work?

The BIG Picture

- Yes, but not as much as we'd like
- Programs have real dependencies that limit ILP
- Some dependencies are hard to eliminate
 - e.g., pointer aliasing
- Some parallelism is hard to expose
 - Limited instruction window size during instruction issue (# of RSs)
- Memory delays and limited bandwidth
 - Hard to keep pipelines full

